

09/175,521  
Page 2 of 10

**LISTING OF THE CLAIMS:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**LISTING OF CLAIMS:**

1-25 Canceled.

1        26.    (Previously presented) A phase-locked loop (PLL) comprising:  
2        an oscillator responsive to a control signal by producing a PLL output signal;  
3        a phase comparator responsive to a PLL input signal and the PLL output signal by  
4        detecting the phase difference between the two signals and producing the control signal  
5        indicative of that difference, the control signal being coupled to the oscillator; and  
6        control circuitry responsive to deviations of the PLL input signal's frequency  
7        outside a predetermined input frequency range by forcing the frequency of the PLL  
8        output to a predetermined frequency, the control circuitry including beat frequency  
9        circuitry that detects deviations of the input frequency outside the predetermined input  
10       frequency range.

1        27.    (Previously presented) The PLL of claim 26 wherein the predetermined  
2       frequency to which the output signal is forced falls within the predetermined input  
3       frequency range.

1        28.    (Previously presented) The PLL of claim 27 wherein the control circuit  
2       monitors the input signal's frequency and allows the PLL to lock onto the input signal  
3       should the input signal frequency return to the range of predetermined input frequencies.

1        29.    (Previously presented) The PLL of claim 28 wherein the control circuit  
2       suppresses out of range frequency indications for a predetermined time period to allow

485986-1

09/175,521

Page 3 of 10

3 the PLL to lock onto an input signal whose frequency has returned to within a  
4 predetermined range of input frequencies.

1 30. (Previously presented) A phase-locked loop (PLL) comprising:  
2 an oscillator responsive to a control signal by producing a PLL output signal,  
3 a phase comparator responsive to a PLL input signal and the PLL output signal by  
4 detecting the phase difference between the two signals and producing the control signal  
5 indicative of that difference, the control signal being coupled to the oscillator; and  
6 control circuitry responsive to deviations of the PLL input signal's frequency  
7 outside a predetermined input frequency range by forcing the frequency of the PLL  
8 output to a predetermined frequency, the control circuitry including measurement  
9 circuitry which determines whether the PLL input signal's frequency deviates outside the  
10 predetermined input frequency range by measuring the voltage of said control signal  
11 coupled to the oscillator.

1 31. (Previously presented) The PLL of claim 30 wherein said control signal  
2 from the phase comparator is an analog signal.

1 32. (Previously presented) The PLL of claim 31 wherein said control signal is  
2 coupled to said oscillator through an analog to digital converter (ADC) and digital to  
3 analog converter (DAC), and the control circuit determines frequency deviations outside  
4 the predetermined input frequency range by comparing the digital signal to digital values  
5 representative of the limits of the predetermined input frequency range.

1 33. (Previously presented) The PLL of claim 30 wherein the predetermined  
2 frequency to which the output signal is forced falls within the predetermined input  
3 frequency range.

1 34. (Previously presented) The PLL of claim 33 wherein the control circuit  
2 monitors the input signal's frequency and allows the PLL to lock onto the input signal  
3 should the input signal frequency return to the range of predetermined input frequencies.

485986-1

09/175,521

Page 4 of 10

1           35.     (Previously presented) The PLL of claim 34 wherein the control circuit  
2     suppresses out of range frequency indications for a predetermined time period to allow  
3     the PLL to lock onto an input signal whose frequency has returned to within a  
4     predetermined range of input frequencies.

1           36.     (Previously presented) An apparatus for providing a synchronized clock  
2     signal comprising:  
3             a clock source that produces a clock output signal,  
4             a PLL responsive to the clock output signal, said PLL comprising:  
5             an oscillator responsive to a control signal by producing a PLL output signal;  
6             a phase comparator responsive to a PLL input signal and the PLL output signal by  
7     detecting the phase difference between the two signals and producing the control signal  
8     indicative of that difference, the control signal being coupled to the oscillator; and  
9             control circuitry responsive to deviations of the PLL input signal's frequency  
10    outside a predetermined input frequency range by forcing the frequency of the PLL  
11    output to a predetermined frequency, the control circuitry including beat frequency  
12    circuitry that detects deviations of the input frequency outside the predetermined input  
13    frequency range.

1           37.     (Previously presented) The apparatus of claim 36 wherein the  
2     predetermined frequency to which the output signal is forced falls within the  
3     predetermined input frequency range.

1           38.     (Previously presented) The apparatus of claim 37 wherein the control  
2     circuit monitors the input signal's frequency and allows the PLL to lock onto the input  
3     signal should the input signal frequency return to the range of predetermined input  
4     frequencies.

1           39.     (Previously presented) The apparatus of claim 38 wherein the control  
2     circuit suppresses out of range frequency indications for a predetermined time period to

09/175,521

Page 5 of 10

3 allow the PLL to lock onto an input signal whose frequency has returned to within a  
4 predetermined range of input frequencies.

1 40. (Previously presented) An apparatus for providing a synchronized clock  
2 signal comprising:  
3 a clock source that produces a clock output signal;  
4 a PLL responsive to the clock output signal, said PLL comprising:  
5 an oscillator responsive to a control signal by producing a PLL output signal;  
6 a phase comparator responsive to a PLL input signal and the PLL output signal by  
7 detecting the phase difference between the two signals and producing the control signal  
8 indicative of that difference, the control signal being coupled to the oscillator; and  
9 control circuitry responsive to deviations of the PLL input signal's frequency  
10 outside a predetermined input frequency range by forcing the frequency of the PLL  
11 output to a predetermined frequency, the control circuitry including measurement  
12 circuitry which determines whether the PLL input signal's frequency deviates outside the  
13 predetermined input frequency range by measuring the voltage of said control signal  
14 coupled to the oscillator.

1 41. (Previously presented) The apparatus of claim 40 wherein said control  
2 signal from the phase comparator is a analog signal.

1 42. (Previously presented) The apparatus of claim 41 wherein said control  
2 signal is coupled to said oscillator through an analog to digital converter (ADC) and a  
3 digital to analog converter (DAC), and the control circuit determines frequency  
4 deviations outside the predetermined input frequency range by comparing the digital  
5 signal to digital values representative of the limits of the predetermined input frequency  
6 range.

1 43. (Previously presented) The apparatus of claim 40 wherein the  
2 predetermined frequency to which the output signal is forced falls within the  
3 predetermined input frequency range.

485986-1

09/175,521  
Page 6 of 10

1           44.     (Previously presented) The apparatus of claim 43 wherein the control  
2 circuit monitors the input signal's frequency and allows the PLL to lock onto the input  
3 signal should the input signal frequency return to the range of predetermined input  
4 frequencies.

1           45.     (Previously presented) The apparatus of claim 44 wherein the control  
2 circuit suppresses out of range frequency indications for a predetermined time period to  
3 allow the PLL to lock onto an input signal whose frequency has returned to within a  
4 predetermined range of frequencies.

1           46.     (Previously presented) The apparatus of claim 45 further comprising:  
2                   a plurality of clock signal inputs, and  
3                   a multiplexor responsive to control signals by routing a signal from one of  
4 the clock signal inputs to the input of the PLL.

1           47.     (Previously presented) The apparatus of claim 46 wherein the PLL control  
2 circuitry is responsive to the detection of an out of range frequency by forcing the output  
3 signal of the PLL to a predetermined frequency by routing a signal from a different one  
4 of the clock signal inputs to the PLL input.

1           48.     (Previously presented) A telecommunications network comprising:  
2                   a plurality of network elements at least two of which include a clock module that  
3 produces a clock output signal, and communications links connecting the network  
4 elements, the clock module of a first network element including a PLL connected to  
5 receive and to lock onto the clock output of another clock module within the network, the  
6 PLL comprising:  
7                   an oscillator responsive to a control signal by producing a PLL output signal;  
8                   a phase comparator responsive to a PLL input signal and the PLL output signal by  
9 detecting the phase difference between the two signals and producing the control signal  
10 indicative of that difference, the control signal being coupled to the oscillator; and

09/175,521

Page 7 of 10

11 control circuitry responsive to deviations of the PLL input signal's frequency  
12 outside a predetermined input frequency range by forcing the frequency of the PLL  
13 output to a predetermined frequency, the control circuitry including measurement  
14 circuitry which determines whether the PLL input signal's frequency deviates outside the  
15 predetermined input frequency range by measuring the voltage of said control signal  
16 coupled to the oscillator.

1 49. (Previously presented) A method of producing an output signal having a  
2 frequency that is proportional to the frequency of an input signal comprising the steps of:  
3 (a) producing a control signal that is proportional to the phase difference between  
4 signals that are respectively proportional in frequency to the input and output signals,  
5 (b) controlling the frequency of an output signal from an oscillator with said  
6 control signal such that the output signal from the oscillator is proportional in frequency  
7 to the input signal,  
8 (c) detecting deviations of the input signal's frequency outside a predetermined  
9 input frequency range by measuring a beat frequency between the input and output  
10 signals, and  
11 (d) forcing the frequency of the oscillator signal to a predetermined value when a  
12 deviation of the input signal's frequency outside a predetermined range is detected.

1 50. (Previously presented) The method of claim 49 further comprising the step  
2 of:  
3 (e) allowing the frequency of the output signal to return to a value that is  
4 proportional to the phase difference between the input and output signals if the input  
5 signal frequency returns to the range of predetermined input frequencies.

1 51. (Previously presented) The method of claim 50 further comprising the step  
2 of:  
3 (f) suppressing out of range frequency indications for a predetermined time period  
4 to allow the oscillator output signal to return to a frequency that is proportional to that of

09/175,521  
Page 8 of 10

5 an input signal whose frequency has returned to a value within the range of  
6 predetermined input frequencies.

1 52. (Previously presented) A method of producing an output signal having a  
2 frequency that is proportional to the frequency of an input signal comprising the steps of:

3 (a) producing a control signal that is proportional to the phase difference between  
4 signals that are respectively proportional in frequency to the input and output signals,

5 (b) controlling the frequency of an output signal from an oscillator with said  
6 control signal such that the output signal from the oscillator is proportional in frequency  
7 to the input signal,

8 (c) detecting deviations of the input signal's frequency outside a predetermined  
9 input frequency outside a predetermined input frequency range by measuring the voltage  
10 of said control signal coupled to the oscillator, and

11 (d) forcing the frequency of the oscillator output signal to a predetermined value  
12 when a deviation of the input signal's frequency outside a predetermined range is  
13 detected.

1 53. (Previously presented) The method of claim 52 wherein step (c) comprises  
2 the steps of:

3 (c1) converting the control signal from an analog signal to a digital signal

4 (c2) comparing the digital signal to digital values representative of the limits of  
5 the predetermined input frequency range.

1 54. (Previously presented) The method of claim 53 further comprising the  
2 steps of:

3 (e) allowing the frequency of the output signal to return to a value that is  
4 proportional to the phase difference between the input and output signals if the input  
5 signal frequency returns to the range of predetermined input frequencies.

1 55. (Previously presented) The method of claim 54 further comprising the  
2 steps of:

09/175,521

Page 9 of 10

- 3 (f) suppressing out of range frequency indications for a predetermined time period  
4 to allow the oscillator output signal to return to a frequency that is proportional to that of  
5 an input signal whose frequency has returned to a value within the range of  
6 predetermined input frequencies.